I. INTRODUCTION
Applications such as DC-DC converters and Power Distribution Networks (PDN) decoupling require high capacitance density (up to 100 nF/mm²) placed at the vicinity of the dies to avoid noise and ensure reliable operating system [1] [2] . Meeting this capacitance densities value implies the use of a large die area. Since the overall dedicated area for the capacitors is constantly reduced, the integration of high value decoupling capacitors for PDN applications in LSI still remains a technological lock. In modern 3D-ICs, decoupling capacitors are placed at each stage and are mainly the Surface Mounted Technology (SMT) capacitors, silicon interposer embedded capacitors and on-chip decoupling capacitors. Depending on their location, capacitors provide decoupling solutions for a given frequency range. The SMT decoupling solution is limited to frequency range below 300 MHz due to their high access impedance from the active dies. On chip decoupling capacitors address frequencies above about 2-3 GHz [3] . Decoupling solutions for the midfrequency range could be provided by interposer. Different types of decoupling capacitors are embedded in the silicon interposer. Among them, the majority are Thin Film Capacitors (TFCs), in planar or trench structure. The capacitance density of planar TFCs is limited to 30 nF/mm² for high voltage and low leakage current applications [4] , whereas optimized trench capacitors reach capacitance density up to 500 nF/mm² [5] . Nevertheless, the equivalent series resistance can be high due to conductor materials low conductivity. Newly developed 3D decoupling capacitors, named Through Silicon Capacitors (TSCs), are investigated in [6] . Those TSCs present high capacitance density (up to 56 nF/mm²), associated to low parasitic resistance thanks to the technological breakthrough use of copper in the structure. This paper proposes a predictive modeling method of the impedance for both preliminary TSC components and planar MIM capacitors. Section II describes the technological stack of the components. Section III presents the method that makes use of 2D/3D parasitic extraction software for the modeling of each part of the structure. The resulting lumped RLCG parameters are used to generate a global equivalent circuit composed of segments of coupled distributed cells. The validation of the modeling method is based on impedance measurements on a wide range of frequency in section IV. Section V provides a further study on copper integration in the TSC structure and highlights the improvement of performances in terms of capacitance density and frequency limit of such components for power delivery applications. Finally, section VI provides a brief overview of perspectives of design optimization.
II. TECHNOLOGICAL DESCRIPTION
TSCs are copper vertical cylindrical capacitors inspired from the Through Silicon Vias (TSVs). The TSC technology is based on a MIM stack deposited in deep holes etched in silicon interposer. The goal of the final integration is to integrate the TSC throughout the silicon interposer and to connect the upper and the lower electrodes respectively to the front-side and the backside Khadim Dieng [6] . The presented demonstrator investigates the first process steps of TSCs (Fig. 1) . Matrices of deep holes have been filled with a standard capacitive stack TiN (200 nm) / Al2O3 (20 nm) / TiN (200 nm) as shown on Fig. 2 . The upper and lower electrodes, mentioned as lids in this paper, are on the same side of the silicon interposer. The goals of this demonstrator are to prove the TSC technology feasibility and to evaluate the TSCs performances improvement such as capacitance density increase, parasitic resistance and inductance decrease compared to a planar MIM. The fabrication method is detailed in [7] . Numerous TSCs connected in parallel by lids constitute a matrix. High capacitance density can be achieved by large matrices of TSCs (more than 100). Full simulation of those matrices still remains a challenge due to the number of TSCs and their aspect ratio. Next section performs a modeling method used to solve large matrices of TSCs.
III. MODELING METHOD
The modeling method developed in this paper allows the estimation of the performances of large matrices of TSCs described in previous section (Fig. 1) . As all electromagnetic effects, i.e. inductive effects and resistive losses in conductors and capacitive and conductive losses in dielectrics, are taken into account, the frequency response is valid up to a decade above the serial resonance frequency. Furthermore, the decoupling of electrical and magnetic simulations considerably reduces the computing time, thus allowing the simulation of very large matrices that are unreachable with standard full-wave Finite Element Analysis (FEA) software.
The modeling method is based on a segmented approach of the problem, described in part A. Part B presents the magnetic and electrical models of each cascaded subpart and part C details the combination of all previous models.
A. Presentation of the segmented approach
In order to fit measurements the best as possible, the whole TSC component is simulated in a realistic manner, i.e. the input port is considered at the contact points of a GSG (Ground Signal Ground) RF probe. This can obviously be adapted to other component connection types. The entire structure can be simplified into several cascaded subparts or segments under the assumption that there is no coupling between each segment. Indeed, the one-port capacitive component consists in two parallel metallic conductors separated by a very thin dielectric layer. The current density flows through the two conductors from the port connection on the contact pads to the end of each coaxial element. One can thus define several planes that are perpendicular to the current density direction and use those planes to divide the structure into cascaded segments. As shown on Fig. 3 , planes (A) to (E) delimit five such segments.
An equivalent multiport is then defined for each segment (Fig. 4) . The two first segments, which correspond to the contact pads are modeled by two-ports QAB and QBC. The lids which connect the one-port contact pad output to the n TSCs are modeled by the multiport QCD. The coaxial part of the TSCs is viewed as a 2n-port QDE with n input-ports and n output-ports. Finally, the back sides of the TSCs are modelled by n coupled admittances, constituting the n-port Qend. The cascaded multiports {QAB, QBC, QCD, QDE, Qend} represent the whole component. The principle of the proposed method is to model separately each multiport and to obtain the admittance equivalent to the whole system. Next sections will present how to compute the [ABCD] matrix of each segment and will provide a way to combine all these results to obtain the equivalent admittance . 
B. Modeling of each segment
Each segment of the equivalent circuit (Fig. 4) -Lids (segment CD) Segment CD corresponds to the path of current in metallic lids, between the vertical output plane of the contact pads and the horizontal input plane of the TSCs. This part connects the n coaxial TSCs in parallel. The equivalent multiport is then composed of one input port and n output ports.
Since the number of TSCs in parallel can reach several thousands, a very special care has been taken to make the proposed simulation method efficient and able to address realistic cases. With such constraints, the classical full-wave approach leads to prohibitive computing time or even unsolvable problems, and, in that case, simulation can be performed with quasi-static solvers without lack of precision.
The lids have been modeled with Ansys Q3D quasistatic 3D electromagnetic solver. In this approach, magnetic and electrical fields are computed separately and the proposed method provides
Magnetic field simulation
The magnetic field computation leads to an equivalent inductive multiport (Fig. 5 ) and the raw simulation gives the raw inductive impedance matrix . which defines the equivalent impedance matrix for the system (Fig. 6 ). This impedance matrix corresponds to [ ] in the whole system. 
Electric field simulation
On the same pattern, the electric field computation leads to an equivalent capacitive two-port (Fig. 7) and the raw simulation gives the capacitive raw admittance matrix [ ]. ] can be reduced, assuming that the computed coupling admittance between the two lid plates can be evenly distributed among all TSC contact points. As there are n TSCs, an × admittance matrix [ ] is built. Furthermore, since the two metallic plates are very close one from another, the n subparts are supposed to be in total influence. [ ] is thus a diagonal matrix with equal diagonal coefficients :
The signification of the coefficients of the equivalent capacitive admittance matrix [ ] is illustrated on [
where is length of the coaxial body of TSCs.
-TSC end (Yend) For the considered components, an analytic formulation of the admittance of the back side of the TSCs has turned out to be sufficient. Considering the real permittivity ′ and conductivity of the dielectric material, the equivalent admittance of the back side of a single TSC can be written as:
where is the surface of parallel metallic plates of the back side and t the distance between them.
C. Equivalent admittance of the entire TSC matrix component
The whole multiport cascade can finally be reduced into a single admittance by bringing back the admittance , segment by segment , back to the input port of the device. Each segment is considered as coupled distributed cells composed of in series and in parallel (cf. Fig. 9 ). By analogy with coupled transmission lines theory, and based on [8] and where , ℎ , ℎ respectively denote the matrix square root, matrix hyperbolic cosine and matrix hyperbolic sine functions. It is interesting to note that this formulation does not require the definition of coupled lines lengths (l), but only uses the matrix [ ] which is analogous to but is not the product of a propagation constant matrix and coupled lines lengths. Fig. 9 . Combined reduced impedance matrix and reduced admittance matrix , for a given segment, assuming even distribution of inductive and capacitive effects.
The defined transformation ([ ], [ ], [
]) is successively applied to each segment of the system:
(at this step, all the ports of plane C are connected together in parallel)
Finally, the presented method provides the impedance for the whole system at each frequency points:
IV. EXPERIMENTAL RESULTS AND MODEL VALIDATION
The preliminary TSC devices using TiN as conductor metal, presented in section II, have been characterized over a large frequency range:
-From 100 Hz to 110 MHz with Agilent 4294A impedance analyzer using a 42941A coaxial probe, -From 10 MHz to 10 GHz with Agilent N5247A
PNA-X network analyzer, -and a Cascade Microtech ® GSG |Z| probe. Numerous small and large matrices of TSCs have been considered for both the validation of the modeling method and the evaluation of the performances of realized components. The modeling method has been tested on six components, presented in table 1. The variety of the chosen components guarantees the validation of the model over a wide range of cases: study cases including single TSC case and realistic cases including a large matrix of 120 TSC on a surface of 0.4 mm 2 . The impedance responses are reported on Fig. 10-11 for components TSCx1, TSCx8 and TSCx20 and on Fig. 12-13 for components TSCx42, TSCx85 and TSCx120.
Equivalent impedance magnitude and angle curves ( Fig. 10 and Fig. 12) show very good agreement between model and measurements on the whole frequency range, proving that capacitive and conductive effects in dielectrics, as well as inductive and resistive effects in conductors, are well taken into account. The parallel capacitance curve (Fig. 11 and Fig. 13 ) has been directly calculated from impedance values using the relation ( ) = The low frequency part of the curves gives the capacitance of the components. Higher frequency part of the curves shows cut-off frequencies due to high Equivalent Serial Resistances (ESR). This ESR is the consequence of low conductivity TiN ( = 460 . −1 ). The frequency performances of the final components will be drastically enhanced by adding a thick copper layer to the TiN based MIM stack. Section V presents a complete study of performances improvement. A. Frequency performances Prototypes of TSC matrices using a copper layer of a higher thickness and lower resistivity are now being investigated. The technological feasibility of electroplated copper deposit both for lids electrodes and inside the coaxial structures has already been proven [3] . Simulations based on the proposed modeling method have been performed to infer copper TSC performances. The thickness of the lids has been set to 3µm and the conformal deposit inside coaxial structures have been set to 1.5µm each. The copper conductivity is = 45 / . Relative permittivity of alumina has been extracted from planar MIM capacitors ( 2 ). TSCs demonstrate a significant increase of capacitance density up to a factor 6.
VI. PERSPECTIVE
As demonstrated by results of previous section, copper TSCs are very promising thanks to good performances in terms of capacitance density and serial resonance frequency. The modeling method used to predict this behavior has been applied to trench structures described in Fig. 1 . Simulations of fully through going structures as shown on Fig. 17 would also be worth being performed for performance comparison. In that case, the current density flows in the same direction for both conductors of TSC bodies, thus disabling the coaxial decoupling effect. Such structures would then necessitate another modeling method that does not implement distributed cells but, on the contrary, makes use of lumped element cells, e.g. a method based on Partial Element Equivalent Circuit (PEEC) [9] . 
VII. CONCLUSION
A powerful predictive modeling method for through silicon capacitors has been proposed and validated by measurement on preliminary components using TiN conductors. This approach allows the simulation of large matrices (≥ 1000) of TSCs at least up to a decade above the serial resonance frequency. Final components made of electroplated copper have then been simulated. The predicted impedance responses show very promising performances in terms of capacitance density (23 nF/mm 2 , six times more than equivalent planar MIM technology) and frequency limit (in GHz range) for 3D-IC power distribution networks decoupling applications. 
